This repository has been archived on 2024-01-06. You can view files and clone it, but cannot push or open issues or pull requests.
justhomework/Quartus/UART_Design/UART/UART_bb.v

33 lines
725 B
Coq
Raw Permalink Normal View History

module UART (
rs232_0_clk,
rs232_0_reset,
rs232_0_UART_RXD,
rs232_0_UART_TXD,
rs232_0_from_uart_ready,
rs232_0_from_uart_data,
rs232_0_from_uart_error,
rs232_0_from_uart_valid,
rs232_0_to_uart_data,
rs232_0_to_uart_error,
rs232_0_to_uart_valid,
rs232_0_to_uart_ready,
clk_clk,
reset_reset_n);
input rs232_0_clk;
input rs232_0_reset;
input rs232_0_UART_RXD;
output rs232_0_UART_TXD;
input rs232_0_from_uart_ready;
output [7:0] rs232_0_from_uart_data;
output rs232_0_from_uart_error;
output rs232_0_from_uart_valid;
input [7:0] rs232_0_to_uart_data;
input rs232_0_to_uart_error;
input rs232_0_to_uart_valid;
output rs232_0_to_uart_ready;
input clk_clk;
input reset_reset_n;
endmodule