This repository has been archived on 2024-01-06. You can view files and clone it, but cannot push or open issues or pull requests.
justhomework/Quartus/v6_testbench_top/jyh_4490_top.cr.mti

44 lines
1.9 KiB
Text
Raw Normal View History

2022-05-10 09:37:13 +00:00
/home/ir/Documents/codelib/Quartus/v6/jyh_4490_6_divider.v {1 {vlog -work work -stats=none /home/ir/Documents/codelib/Quartus/v6/jyh_4490_6_divider.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module jyh_4490_6_divider
Top level modules:
jyh_4490_6_divider
2022-05-10 10:11:28 +00:00
} {} {}} /home/ir/Documents/codelib/Quartus/v6/jyh_4490_6_counter.v {1 {vlog -work work -stats=none /home/ir/Documents/codelib/Quartus/v6/jyh_4490_6_counter.v
2022-05-10 09:37:13 +00:00
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
2022-05-10 10:11:28 +00:00
-- Compiling module jyh_4490_6_counter
2022-05-10 09:37:13 +00:00
Top level modules:
2022-05-10 10:11:28 +00:00
jyh_4490_6_counter
2022-05-10 09:37:13 +00:00
2022-05-10 10:11:28 +00:00
} {} {}} /home/ir/Documents/codelib/Quartus/v6/jyh_4490_6_encoder.v {1 {vlog -work work -stats=none /home/ir/Documents/codelib/Quartus/v6/jyh_4490_6_encoder.v
2022-05-10 09:37:13 +00:00
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
2022-05-10 10:11:28 +00:00
-- Compiling module jyh_4490_4_encoder
2022-05-10 09:37:13 +00:00
Top level modules:
2022-05-10 10:11:28 +00:00
jyh_4490_4_encoder
2022-05-10 09:37:13 +00:00
} {} {}} /home/ir/Documents/codelib/Quartus/v6/jyh_4490_mstate.v {1 {vlog -work work -stats=none /home/ir/Documents/codelib/Quartus/v6/jyh_4490_mstate.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module jyh_4490_mstate
Top level modules:
jyh_4490_mstate
} {} {}} /home/ir/Documents/codelib/Quartus/v6/jyh_4490_6_entry.v {1 {vlog -work work -stats=none /home/ir/Documents/codelib/Quartus/v6/jyh_4490_6_entry.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module jyh_4490_6_entry
Top level modules:
jyh_4490_6_entry
} {} {}} /home/ir/Documents/codelib/Quartus/v6/jyh_4490_6_testbench_top.v {1 {vlog -work work -stats=none /home/ir/Documents/codelib/Quartus/v6/jyh_4490_6_testbench_top.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module jyh_4490_6_testbench_top
Top level modules:
jyh_4490_6_testbench_top
} {} {}}