ir/justhomework
Archived
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity

实验5小修改

Browse source
This commit is contained in:
iridiumR 2022-04-19 22:26:41 +08:00
parent f370f07eee
commit 1faf39cfce
6 changed files with 37 additions and 37 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
.gitignore vendored
View file

@ -101,7 +101,7 @@ Thumbs.db
# Quartus
# Quartus/ModelSim
*_generation_script*
*_inst.vhd
*.bak
@ -114,3 +114,5 @@ Thumbs.db
PLLJ_PLLSPE_INFO.txt
*.qws
*.qdb
*.wlf
*.qtl

4
Quartus/v5/jyh_4490_5.qsf
View file

@ -55,3 +55,7 @@ set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_RO
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VERILOG_FILE jyh_4490_5_testbench.v
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_location_assignment PIN_90 -to clk
set_location_assignment PIN_46 -to clk_out
set_location_assignment PIN_24 -to en
set_location_assignment PIN_31 -to sel

7
Quartus/v5_testbench/jyh_4490_5_testbench.cr.mti
View file

@ -5,4 +5,11 @@ Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb
Top level modules:
jyh_4490_5_divider
} {} {}} /home/ir/Documents/codelib/Quartus/v5/jyh_4490_5_testbench.v {1 {vlog -work work -stats=none /home/ir/Documents/codelib/Quartus/v5/jyh_4490_5_testbench.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module jyh_4490_5_testbench
Top level modules:
jyh_4490_5_testbench
} {} {}}

4
Quartus/v5_testbench/jyh_4490_5_testbench.mpf
View file

@ -413,9 +413,9 @@ Project_DefaultLib = work
Project_SortMethod = unused
Project_Files_Count = 2
Project_File_0 = /home/ir/Documents/codelib/Quartus/v5/jyh_4490_5_divider.v
Project_File_P_0 = cover_toggle 0 file_type verilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat 0 vlog_nodebug 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1650373713 cover_fsm 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 0 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_P_0 = cover_toggle 0 file_type verilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat 0 vlog_nodebug 0 cover_branch 0 vlog_noload 0 folder {Top Level} last_compile 1650375953 cover_fsm 0 cover_excludedefault 0 vlog_enable0In 0 vlog_disableopt 0 cover_covercells 0 voptflow 1 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 toggle - vlog_0InOptions {} ood 0 cover_noshort 0 vlog_upper 0 compile_to work vlog_options {} compile_order 0 cover_expr 0 dont_compile 0 cover_stmt 0
Project_File_1 = /home/ir/Documents/codelib/Quartus/v5/jyh_4490_5_testbench.v
Project_File_P_1 = cover_toggle 0 file_type verilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat 0 vlog_nodebug 0 folder {Top Level} last_compile 1650373396 cover_fsm 0 cover_branch 0 vlog_noload 0 vlog_enable0In 0 cover_excludedefault 0 vlog_disableopt 0 cover_covercells 0 cover_optlevel 3 vlog_hazard 0 vlog_showsource 0 voptflow 1 ood 0 vlog_0InOptions {} toggle - vlog_options {} compile_to work vlog_upper 0 cover_noshort 0 compile_order 1 dont_compile 0 cover_expr 0 cover_stmt 0
Project_File_P_1 = cover_toggle 0 file_type verilog group_id 0 cover_exttoggle 0 cover_nofec 0 cover_cond 0 vlog_1995compat 0 vlog_nodebug 0 folder {Top Level} last_compile 1650375953 cover_fsm 0 cover_branch 0 vlog_noload 0 cover_excludedefault 0 vlog_enable0In 0 vlog_disableopt 0 cover_covercells 0 voptflow 1 vlog_showsource 0 vlog_hazard 0 cover_optlevel 3 toggle - vlog_0InOptions {} ood 0 cover_noshort 0 vlog_upper 0 compile_to work vlog_options {} compile_order 1 cover_expr 0 dont_compile 0 cover_stmt 0
Project_Sim_Count = 1
Project_Sim_0 = Simulation 1
Project_Sim_P_0 = -L {} -Lf {} -sdf {} selected_du {} additional_dus work.jyh_4490_5_testbench folder {Top Level} ok 1 -t default timing default +plusarg {} -nofileshare 0 -sdfnowarn 0 -wlf {} OtherArgs {} -coverage 0 -sdfnoerror 0 -std_input {} -hazards 0 -noglitch 0 -absentisempty 0 +no_pulse_msg 0 -sc22 0 +pulse_r {} -assertfile {} -multisource_delay {} -vital2.2b 0 +notimingchecks 0 +pulse_e {} -std_output {} vopt_env 1 is_vopt_flow 0 Generics {}

13
Quartus/v5_testbench/transcript
View file

@ -1,13 +0,0 @@
# Compile of jyh_4490_5_divider.v was successful.
vsim work.jyh_4490_5_testbench
# vsim work.jyh_4490_5_testbench
# Start time: 21:31:49 on Apr 19,2022
# Loading work.jyh_4490_5_testbench
# Loading work.jyh_4490_5_divider
add wave -position end sim:/jyh_4490_5_testbench/clk
add wave -position end sim:/jyh_4490_5_testbench/en
add wave -position end sim:/jyh_4490_5_testbench/sel
add wave -position end sim:/jyh_4490_5_testbench/clk_out
run -continue
run -all
run

40
Quartus/v5_testbench/work/_info
View file

@ -10,48 +10,48 @@ z2
cModel Technology
d/home/ir
vjyh_4490_5_divider
!s110 1650375093
Z0 !s110 1650377050
!i10b 1
!s100 :51`ED_L_=jC79hTRKYiA0
Z0 !s11b Dg1SIo80bB@j0V0VzS_@n1
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
I8YhV0<NhWeojWca4N4PoZ3
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/ir/Documents/codelib/Quartus/v5_testbench
w1650373713
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 d/home/ir/Documents/codelib/Quartus/v5_testbench
Z4 w1650375953
8/home/ir/Documents/codelib/Quartus/v5/jyh_4490_5_divider.v
F/home/ir/Documents/codelib/Quartus/v5/jyh_4490_5_divider.v
!i122 10
!i122 11
L0 1 42
Z3 OV;L;2020.1;71
Z5 OV;L;2020.1;71
r1
!s85 0
31
!s108 1650375093.000000
Z6 !s108 1650377050.000000
!s107 /home/ir/Documents/codelib/Quartus/v5/jyh_4490_5_divider.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ir/Documents/codelib/Quartus/v5/jyh_4490_5_divider.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
Z7 o-work work
Z8 tCvgOpt 0
vjyh_4490_5_testbench
!s110 1650373721
!i10b 1
!s100 HlkJ?76K2GLa>A=[cdiMO2
R0
Iz;e:HXZXKCS6H1ECfAE>Q3
!i10b 1
!s100 eN>1@LKgm`8Vbm<0Ud;k03
R1
IJ9O`UFcWJC98ziY7lAEQ60
R2
w1650373396
R3
R4
8/home/ir/Documents/codelib/Quartus/v5/jyh_4490_5_testbench.v
F/home/ir/Documents/codelib/Quartus/v5/jyh_4490_5_testbench.v
!i122 9
!i122 12
L0 2 23
R3
R5
r1
!s85 0
31
!s108 1650373721.000000
R6
!s107 /home/ir/Documents/codelib/Quartus/v5/jyh_4490_5_testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ir/Documents/codelib/Quartus/v5/jyh_4490_5_testbench.v|
!i113 1
R4
R5
R7
R8