module jyh_4490_3_divide(clkin,clkout);
input clkin;
output reg clkout=0;

reg [2:0] temp;
always@(posedge clkin)
begin
temp<=temp+1;
if(temp==0)
clkout=~clkout;
end
endmodule