64 lines
3.1 KiB
Text
64 lines
3.1 KiB
Text
|
# -------------------------------------------------------------------------- #
|
||
|
|
#
|
||
|
|
# Copyright (C) 2021 Intel Corporation. All rights reserved.
|
||
|
|
# Your use of Intel Corporation's design tools, logic functions
|
||
|
|
# and other software and tools, and any partner logic
|
||
|
|
# functions, and any output files from any of the foregoing
|
||
|
|
# (including device programming or simulation files), and any
|
||
|
|
# associated documentation or information are expressly subject
|
||
|
|
# to the terms and conditions of the Intel Program License
|
||
|
|
# Subscription Agreement, the Intel Quartus Prime License Agreement,
|
||
|
|
# the Intel FPGA IP License Agreement, or other applicable license
|
||
|
|
# agreement, including, without limitation, that your use is for
|
||
|
|
# the sole purpose of programming logic devices manufactured by
|
||
|
|
# Intel and sold by Intel or its authorized distributors. Please
|
||
|
|
# refer to the applicable agreement for further details, at
|
||
|
|
# https://fpgasoftware.intel.com/eula.
|
||
|
|
#
|
||
|
|
# -------------------------------------------------------------------------- #
|
||
|
|
#
|
||
|
|
# Quartus Prime
|
||
|
|
# Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
|
||
|
|
# Date created = 19:22:48 五月 17, 2022
|
||
|
|
#
|
||
|
|
# -------------------------------------------------------------------------- #
|
||
|
|
#
|
||
|
|
# Notes:
|
||
|
|
#
|
||
|
|
# 1) The default values for assignments are stored in the file:
|
||
|
|
# jyh_4490_7_assignment_defaults.qdf
|
||
|
|
# If this file doesn't exist, see file:
|
||
|
|
# assignment_defaults.qdf
|
||
|
|
#
|
||
|
|
# 2) Intel recommends that you do not modify this file. This
|
||
|
|
# file is updated automatically by the Quartus Prime software
|
||
|
|
# and any changes you make may be lost or overwritten.
|
||
|
|
#
|
||
|
|
# -------------------------------------------------------------------------- #
|
||
|
|
|
||
|
|
|
||
|
|
set_global_assignment -name FAMILY "Cyclone IV E"
|
||
|
|
set_global_assignment -name DEVICE EP4CE6E22C8
|
||
|
|
set_global_assignment -name TOP_LEVEL_ENTITY mstate
|
||
|
|
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 21.1.0
|
||
|
|
set_global_assignment -name PROJECT_CREATION_TIME_DATE "19:22:48 五月 17, 2022"
|
||
|
|
set_global_assignment -name LAST_QUARTUS_VERSION "21.1.0 Lite Edition"
|
||
|
|
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
|
||
|
|
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
|
||
|
|
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
|
||
|
|
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
|
||
|
|
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
|
||
|
|
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
|
||
|
|
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
|
||
|
|
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform.vwf
|
||
|
|
set_location_assignment PIN_89 -to clk
|
||
|
|
set_global_assignment -name VERILOG_FILE mstate.v
|
||
|
|
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
|
||
|
|
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
|
||
|
|
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
|
||
|
|
set_global_assignment -name VERILOG_FILE tb.v
|
||
|
|
set_location_assignment PIN_24 -to key
|
||
|
|
set_location_assignment PIN_52 -to out[2]
|
||
|
|
set_location_assignment PIN_50 -to out[1]
|
||
|
|
set_location_assignment PIN_46 -to out[0]
|
||
|
|
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
|