32 lines
1.3 KiB
Text
32 lines
1.3 KiB
Text
|
# -------------------------------------------------------------------------- #
|
||
|
|
#
|
||
|
|
# Copyright (C) 2021 Intel Corporation. All rights reserved.
|
||
|
|
# Your use of Intel Corporation's design tools, logic functions
|
||
|
|
# and other software and tools, and any partner logic
|
||
|
|
# functions, and any output files from any of the foregoing
|
||
|
|
# (including device programming or simulation files), and any
|
||
|
|
# associated documentation or information are expressly subject
|
||
|
|
# to the terms and conditions of the Intel Program License
|
||
|
|
# Subscription Agreement, the Intel Quartus Prime License Agreement,
|
||
|
|
# the Intel FPGA IP License Agreement, or other applicable license
|
||
|
|
# agreement, including, without limitation, that your use is for
|
||
|
|
# the sole purpose of programming logic devices manufactured by
|
||
|
|
# Intel and sold by Intel or its authorized distributors. Please
|
||
|
|
# refer to the applicable agreement for further details, at
|
||
|
|
# https://fpgasoftware.intel.com/eula.
|
||
|
|
#
|
||
|
|
# -------------------------------------------------------------------------- #
|
||
|
|
#
|
||
|
|
# Quartus Prime
|
||
|
|
# Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
|
||
|
|
# Date created = 21:39:46 五月 09, 2022
|
||
|
|
#
|
||
|
|
# -------------------------------------------------------------------------- #
|
||
|
|
|
||
|
|
QUARTUS_VERSION = "21.1"
|
||
|
|
DATE = "21:39:46 五月 09, 2022"
|
||
|
|
|
||
|
|
# Revisions
|
||
|
|
|
||
|
|
PROJECT_REVISION = "jyh_4490_6"
|