This repository has been archived on 2024-01-06. You can view files and clone it, but cannot push or open issues or pull requests.
justhomework/Quartus/v6_testbench/transcript

19 lines
989 B
Text
Raw Permalink Normal View History

2022-05-09 16:05:40 +00:00
vsim work.jyh_4490_6_testbench
# vsim work.jyh_4490_6_testbench
2022-06-13 09:46:24 +00:00
# Start time: 13:05:56 on Jun 08,2022
2022-05-09 16:05:40 +00:00
# Loading work.jyh_4490_6_testbench
# Loading work.jyh_4490_mstate
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'M1'. Expected 5, found 4.
2022-05-10 10:11:28 +00:00
# Time: 0 ns Iteration: 0 Instance: /jyh_4490_6_testbench/M1 File: /home/ir/Documents/codelib/Quartus/v6/jyh_4490_6_testbench.v Line: 40
# ** Warning: (vsim-3722) /home/ir/Documents/codelib/Quartus/v6/jyh_4490_6_testbench.v(40): [TFMPC] - Missing connection for port 'en'.
2022-05-09 16:05:40 +00:00
add wave -position end sim:/jyh_4490_6_testbench/clk
add wave -position end sim:/jyh_4490_6_testbench/in
add wave -position end sim:/jyh_4490_6_testbench/en
add wave -position end sim:/jyh_4490_6_testbench/out
2022-05-10 10:11:28 +00:00
run -continue
2022-05-09 16:05:40 +00:00
run -all
2022-05-11 03:49:38 +00:00
# Break key hit
2022-06-13 09:46:24 +00:00
# Break in Module jyh_4490_6_testbench at /home/ir/Documents/codelib/Quartus/v6/jyh_4490_6_testbench.v line 15
# End time: 13:06:58 on Jun 08,2022, Elapsed time: 0:01:02
# Errors: 0, Warnings: 4